Search

Rajesh Edamula Phones & Addresses

  • Saratoga, CA
  • 1564 Oak Point Ter, Sunnyvale, CA 94087
  • 450 Oak Grove Dr, Santa Clara, CA 95054
  • 4310 Albany Dr, San Jose, CA 95129
  • 4310 Albany Dr #K108, San Jose, CA 95129
  • Cupertino, CA

Business Records

Name / Title
Company / Classification
Phones & Addresses
Rajesh Edamula
President
Alberta Court Maintenance Association
1564 Oak Pt Ter, Sunnyvale, CA 94087

Publications

Us Patents

Reconfigurable Apparatus Providing 1:N And 1:1 Equipment Redundancy For High Speed Broadband Interfaces With 1‘And 1:N Automatic Protection Switching

US Patent:
20060050631, Mar 9, 2006
Filed:
Sep 3, 2004
Appl. No.:
10/934268
Inventors:
Akin Koyuncuoglu - Santa Clara CA, US
Biju Nair - Sunnyvale CA, US
Cedric Elg - Gilroy CA, US
Hang Tran - San Jose CA, US
Rajesh Edamula - Santa Clara CA, US
Reetesh Kapahi - Bangalore, IN
Santosh Koroth - Santa Clara CA, US
International Classification:
H04L 12/26
US Classification:
370217000
Abstract:
A reconfigurable apparatus providing 1:N redundancy and 1:1 redundancy for high speed broadband interfaces with 1+1 and 1:N Automatic protection Switching (APS), is presented. The apparatus includes a mini-midplane having a redundant slot, a plurality of active slots and capable of communication with a gateway. The mini-midplane includes at least one set of cross-coupled APS lines for implementing 1:1 equipment redundancy for high speed broadband interfaces with 1+1/1:N APS and a plurality of point-to-point traces between redundant slot and each of the active slots for implementing 1:N equipment redundancy for high speed broadband interfaces with 1+1/1:N APS. The mini-midplane may further include a plurality of shared traces between the redundant slot and said at least one active slot for implementing 1:N equipment protection for low speed narrowband interfaces. The apparatus further comprises a redundant back card inserted in the redundant slot and in communication with the mini-midplane, and a plurality of back cards, wherein a respective one of the plurality of back cards are inserted in a respective active slot, each of the back cards in communication with mini-midplane.

Adaptive Power Supply

US Patent:
20090108828, Apr 30, 2009
Filed:
Oct 31, 2007
Appl. No.:
11/931933
Inventors:
Rajesh Edamula - Sunnyvale CA, US
International Classification:
H02J 1/00
US Classification:
323318
Abstract:
In one embodiment, an apparatus includes a power negotiator configured to receive a power request signal, determine if the request signal is acceptable, and transmit a signal based on the determination. The request signal comprises a requested power level. A switcher coupled to the power negotiator generates the requested power level if the request signal is acceptable.

Facilitating Communication Between Memory Devices And Cpus

US Patent:
20110289268, Nov 24, 2011
Filed:
May 20, 2010
Appl. No.:
12/783671
Inventors:
Viren Patel - Fremont CA, US
Rajesh Edamula - Sunnyvale CA, US
Assignee:
Cisco Technology, Inc. - San Jose CA
International Classification:
G06F 12/06
G06F 12/00
US Classification:
711105, 711167, 711E12078, 711E12001
Abstract:
According to one embodiment, an apparatus comprises one or more memory devices and one or more processors coupled to a circuit board. The memory devices are configured according to a second memory technology. The processors are configured to receive messages conforming to a first memory technology, translate the messages from the first memory technology to the second memory technology, and send the translated messages to the memory devices.

Facilitating Communication Between Memory Devices Of Different Technologies

US Patent:
20170046285, Feb 16, 2017
Filed:
Oct 27, 2016
Appl. No.:
15/336289
Inventors:
- San Jose CA, US
Rajesh Edamula - Sunnyvale CA, US
International Classification:
G06F 13/16
G06F 3/06
G06F 13/40
Abstract:
According to one embodiment, an apparatus comprises one or more memory devices and one or more processors coupled to a circuit board. The memory devices are configured according to a second memory technology. The processors are configured to receive messages conforming to a first memory technology, translate the messages from the first memory technology to the second memory technology, and send the translated messages to the memory devices.

Facilitating Communication Between Memory Devices And Cpus

US Patent:
20150026400, Jan 22, 2015
Filed:
Oct 6, 2014
Appl. No.:
14/506842
Inventors:
- San Jose CA, US
Rajesh Edamula - Sunnyvale CA, US
International Classification:
G11C 7/10
US Classification:
711106
Abstract:
According to one embodiment, an apparatus comprises one or more memory devices and one or more processors coupled to a circuit board. The memory devices are configured according to a second memory technology. The processors are configured to receive messages conforming to a first memory technology, translate the messages from the first memory technology to the second memory technology, and send the translated messages to the memory devices.
Rajesh Edamula from Saratoga, CA, age ~56 Get Report